This paper summarizes the multilevel power conversion technologies published in the IEEJ Transactions on Industry Applications and presented at IEEJ Technical Meetings on Semiconductor Power Converter or Japan Industry Applications Society Conferences (JIASC) as well as international conference proceedings and journals. This survey includes various types of circuit topologies from the first neutral-point clamped PWM converter to the hottest modular multilevel cascaded converters, and their applications. In addition, some new circuit topologies of multilevel converters for low voltage applications are also reported.
Introduction
Thirty years ago, the first neutral-point clamped (NPC) PWM converter was born in Japan (1) . Although the concept of three-level switching converters was published before the NPC converter (2) , effective circuit topology had never been reported. The NPC converter has capability of synthesizing the three-level output voltage, resulting in increase of the output voltage amplitude and in reduction of harmonic voltages. The topology of the NPC converter have been put into practical applications, such as 3.3-kV industrial adjustable-speed motor-drive systems, Nozomi 700 super express trains, and so on.
The concept of the NPC converter has been expanded to multilevel power conversion circuits (3) . Recently, many researchers and engineers have been working on multilevel converters capable of synthesizing voltage waveforms with five or more levels. The increased number of the voltage levels makes it possible to reduce dv/dt across the switching devices and reverse recovery currents through anti-parallel diodes. Thus, it is also expected to reduce electromagnetic interferences and switching losses. Various types of multilevel converters have been proposed and already put into a wide power range of power electronics systems from generalpurpose inverters for 200-V motor drives to high-voltage dc (HVDC) transmission systems.
The aim of this paper is to summarize the multilevel converter technologies developed in Japan along with the classified multilevel conversion topologies. This paper reports not only various circuit topologies from classical clamped converters to the hottest modular multilevel cascaded converters but also some new movements in multilevel power conversion. These are mainly published in the recent issues of the IEEJ Transactions on Industry Applications, the IEEJ Papers of Technical Meeting on Semiconductor Power Converter, and in the proceedings of Japan Industry Applications * Tokyo Institute of Technology 2-12-1-S3-18, Oookayama, Meguro, Tokyo 152-8552, Japan
Society Conference. Fig. 1 shows two different converters having a doubled output voltage: (a) is a traditional two-level converter composed of series connected switching devices, and (b) is the neutralpoint clamped converter invented by the Prof. Nabae in 1983 (1) . The two-level output voltage in the traditional converter (a) includes large harmonic voltages, whereas the NPC converter (b) can reduce the harmonic component in its output voltage pulse train. The NPC converter provides a half the step voltage to the load, and two of four switching devices are turned on and off during one PWM carrier period. Thus, the NPC converter can reduce the switching frequency and switching power losses by a factor of four to maintain the current ripples at the same amplitude, when the same ac inductors are used. This feature is suitable for the mediumand high-voltage applications because high-voltage switching devices cause a large switching power losses and have the limitation in the applicable switching frequency. Fig. 2(a) shows circuit configuration of a diode-clamped five-level converter, which is an expansion of the NPC converter concept (4) . This converter consists of series-connected switching devices, clamping diodes, and split dc capacitors. Each switching device is clamped by the diodes, so that the applied voltage across the device is almost equal to the dc-capacitor voltage. When the converter acts as an inverter, dc capacitors C 1 and C 4 are charged and C 2 and C 3 are discharged. On the contrary, the converter charges C 2 and C 3 and discharges C 1 and C 4 in rectifier operation. In these cases, an additional circuit is needed to balance the dc capacitor voltage. Fig. 2 (b) shows a dc voltage balancing circuit using switched-capacitor based resonant converters (SCRC) (5) . The voltage balancing circuit consists of four half bridge inverters and two series resonant circuits, which transfers an amount of power from C 1 to C 2 and from C 4 to C 3 in inverter operation. The SCRC has capability of bidirectional power flow to make the dc capacitor voltages balance. As a result, the five-level converter is applicable to both inverter and rectifier operations. In addition, a new phase shift power control is also presented to improve the stability of the power transfer and to suppress the resonant current fluctuations (5) . Fig. 3 shows waveforms of the gate signals for switching devices S 1 to S 4 and output voltage synthesized by a fivelevel diode-clamped PWM converter. One of the easiest ways to generate the gate signals for the diode-clamped PWM converter is to use four biased triangle carrier signals as shown in Fig. 3 . Or gate signals for the converter is also generated by using a conventional micro processor with four three-phase PWM controllers, comparing a single triangle carrier signal, or four synchronized carrier signals, with four biased voltage references.
Clamped Converter Family

Diode-Clamped Converters
The application of the five-level configuration to STATCOMs has also been discussed (4) . The reactive power does not cause any voltage unbalance in the dc capacitors under ideal conditions with a balanced line-voltage, and thus no voltage balance circuit is required for the application to reactive power compensators or STATCOMs. The proposed five-level STATCOM makes it possible to reduce the switching power losses in the switching devices significantly, and it would be applicable to three-phase imbalance compensation. It seems to be suitable to power quality improvement for 6.6-kV distribution systems in Japan. Fig. 4 shows the circuit configuration of a capacitor-clamped converter (6) . The switching devices in the capacitor-clamped converter are clamped by clamping capacitors, and thus it is also referred to as a flying capacitor converter. This converter can provide a five-level voltage train to the load by selecting an appropriate switching state from sixteen states.
Capacitor-Clamped
Multilevel triangle carrier signals in Fig. 3 are also be applicable to the capacitor-clamped PWM converters to generate the gate signals. However, a voltage unbalance may occur between the dc clamping capacitors. Application of phaseshifted triangle carrier signals as shown in Fig. 5 makes it possible to balance the dc capacitor voltages in every carrier period and to reduce the low-frequency voltage ripples across the dc capacitors. Thus, the phase-shifted carrier is better solution than multilevel carrier. Then, the average switching frequency is the same as the carrier frequency. Prof. Sato has reported the reduction effects in capacitance and volume of the clamping capacitors in case of much high numbers of voltage levels (7) , and discussed the possibility of applications of capacitor-clamped PWM converters to low-voltage PWM controllers embedded in conventional micro processors usually have no capability to generate gate signals by using phase-shifted triangle carrier signals. Therefore, field programmable gate arrays (FPGAs) or application specific integrated circuits (ASICs) are requested to generate gate signals for capacitor-clamped PWM converters. The author consider this issue as an obstruction of capacitor-clamped converters in small-power applications.
Modular Multilevel Cascaded Converter (MMCC) Family
Modular Multilevel Cascaded Converters (MMCC) synthesize a multilevel voltage pulse train by using seriesconnected switched voltage sources or parallel-connected switched current sources.
The basic idea of series connections of switched voltage sources can be found in the transactions paper (8) written by Prof. Venturini who is also known well as the inventor of the matrix converters. After that, various composition of seriesconnected modules are proposed as practical power converter compositions. Here, only two different MMCC compositions are introduced although many possible compositions are already proposed. The author guess that more possible compositions may exist which have never been reported in any journal or conference. Fig. 6 shows three-phase circuit configuration of single-star bridge cell (SSBC) composition. This circuit composition consists of series-connected H-bridge voltage-source converters, and have capability of producing a five-level voltage pulse train. The circuit requires eight switching devices for one phase leg, which is the same with the clamped converters in Figs. 2 and 4. This circuit has no dc link connection with an external dc power source, which is the most significant difference from clamped converters. For this reason, this circuit can not provide any active power to the ac side unless an additional dc power source is connected to each bridge cell. Fig. 7 shows examples of SSBC applications (a) to STATCOMs (10) or active power filters (APF) and (b) to a battery energy storage system (BESS) (11) . STATCOMs and APFs don't have to handle any average active power except for the capacitor voltage regulation. Thus, SSBC composition is suitable for these applications. The transformerless STATCOM and APF are expected to be installed on the top of the electric power pole because they can remove heavy step-up transformers. The transformer less STATCOM/APF for 6.6-kV distribution systems in Japan will be composed of cascaded connection of six H-bridge cells using 1.7-kV IGBTs for one phase.
Single-Star Bridge-Cell Composition
The SSBC converter can be applied to motor drive applications when additional dc power supplies are connected to the dc capacitors of the bridge cells. Use of multi-winding zigzag transformer and diode rectifiers providing active power to each bridge cell has been proposed for medium-voltage motor drive applications (9) . Fig. 8 shows the circuit configuration of the mediumvoltage motor drive system developed by Yaskawa Electric Corp. (12) . The system consists of nine power cells based on three-phase to single-phase matrix converters and a stepdown transformer with multiple isolated secondary windings. This circuit configuration makes it possible to improve the input power factor and to enable regenerative braking. The matrix converter based medium-voltage motor drive system rated from 200 kW to 6 MW has already been put into market. Fig. 9 shows a circuit configuration of a three-phase MMCC based on double-star chopper cell (DSCC) composition (13) . Each leg of the converter consists of a series-connected chopper cells and a buffer inductor L. A coupled inductor is applicable to the buffer inductor instead of two independent inductors, resulting in decreasing the volume of the buffer inductor (14) . In case of series connected eight chopper cells as shown in Fig. 9 , the output voltage v u has a nine-level PWM waveform because of the buffer inductor L. To generate the gate signals for multilevel PWM operation, phase-shifted triangle carrier signals are required similarly to the capacitor-clamped converters.
Double-Star Chopper-Cell Composition
This circuit configuration has a common "dc link" with a dc power source V dc , and thus, it acts as a dc-to-ac inverter or an ac-to-dc rectifier. This circuit topology is one of the most promising candidates for the next-generation HVDC transmission systems (16) . The MMCC-DSCC is also suitable for medium-voltage motor drive applications (17) . When two MMCC-DSCCs is connected in back-to-back (BTB), and then they are applicable to a BTB loop controller for voltage regulation in power distribution systems and to a frequency changer controlling the power flow between 50-Hz and 60-Hz power systems. circulating current i Z plays important rolls in power transmission from dc power source V dc to chopper cells and in voltage regulation between the dc capacitors. As shown in (b), the circulating dc current I Z0 brings active power to the seriesconnected chopper cells, while an ac current I Z1b transfers an amount of active power between the chopper cells (18) . Aforementioned the MMCC based on DSCC are applicable to either dc-to-ac inverter or ac-to-dc active rectifier with a multilevel ac voltage, which is similar to a diode-clamped converter and a capacitor-clamped converter. Brief comparison of these topologies is summarized in Table 1 . The numbers of the required switching devices for three topologies are the same. Note that the required voltage rating for devices in the MMCC DSCC is double of those in two other topologies. The diode-clamped converter with N level output voltage waveforms requires (N − 1)(N − 2) clamping diodes, when the voltage rating of the diodes is the same as the switching devices. For a N-level capacitor-clamped converter, (N − 1)(N − 2)/2 clamping capacitors are also required. On the other hand, the number of the dc capacitor for the N-level MMCC DSCC is only proportional to 2(N − 1). Therefore, the MMCC DSCC is suitable for converters having seven-or higher-level synthesized output voltage.
An additional dc voltage balancing circuit should be connected to the dc link of the diode-clamped converter when the number of the voltage levels is more than three. The capacitor-clamped converter and the MMCC DSCC have the self-balancing capability to balancing the dc capacitor voltage. Especially, the voltage-ripple frequency across the capacitors in the capacitor-clamped converter is N times higher than the switching frequency f sw . Therefore, the capacitorclamped converter can reduce the capacitance value of the dc capacitors compared with other topologies, and seems to have the highest power density among them. Fig. 11 shows a circuit configuration of active NPC converters. These converters use active switches to clamp the output terminal at the neural point of the dc power supply. In Fig. 11(a) , two clamping diodes are replaced with two IGBTs, compared with the original NPC converter in Fig. 1 . In case of the original NPC converter, the average currents through S 2 and S 3 are larger than those through S 1 and S 4 , because the duty factors for S 2 and S 3 are also larger those for S 1 and S 4 . In the active-clamp converter, a half of the neutral-point current flows through S 2 and S 2 , and the other half flows through S 3 and S 3 . This converter topology is better choice for larger current applications, because it can reduce the peak currents and on-state losses in S 2 and S 3 .
New Generation of Multilevel Converters
Active Neutral-Point Clamped Converters
The converter in Fig. 11 (b) uses two switching devices as a bidirectional switch (1) . It can reduce the on-state losses occurring in the whole circuit because the output current flows through only one switching device when S 1 or S 4 is conducting. However, the voltages applied across S 1 and S 4 is equal to the dc link voltage of V dc . Therefore, this converter is not a better choice for medium-or high-voltage applications. This circuit configuration has already been applied to high-power electric locomotives and high-efficiency solar power conditioners. Fig. 12 shows circuit topology of a current-source three-level PWM converter (19) . This circuit is the dual relation of the NPC converter shown in Fig. 1 . Therefore, the circuit synthesizes three different current levels +I dc , 0 and −I dc , and can provide the three-level current PWM pulse train to the load. The original voltage-source NPC converter requires four isolated power supplies for providing an electric power to four gate drive circuits for four switching devices. The current-source three-level converter requires only one power supply for four gate drive circuits, because the emitter terminals of the four switching devices are commonly connected to the midpoint of the current sources. Thus, the gate-drive circuits are kept at a stable potential as well as the power supply. From this point of view, this circuit topology may be applicable to a very high frequency applications or to converters with quite a high dv/dt. The topology can also be extended to multilevel current-source converter with five or more current levels (19) . Fig. 13 shows circuit configuration of singlephase voltage-sag compensator using cascaded H-bridge converters developed and put into market by Mitsubishi (21) . Each H-bridge converter is equipped with a battery whose voltage is chosen to be V dc , 2V dc , 4V dc , 8V dc . Therefore, the output voltage of this converter has thirty one levels in a range from −15V dc to +15V dc . Fig. 14 shows the output voltages of the H-bridge converters v 1 through v 4 and synthesized output voltage v O . The output voltages of the H-bridge converters looks like a binaryencoded signal produced by a 4-bits analog-to-digital converter. The pulse widths of the output voltages are modulated to synthesize the output voltage, but the wave shapes are different from conventional carrier-based PWM waveforms. The switching frequency of this converter is relatively low compared with a PWM converters. The synthesized output voltage has a staircase waveform including a reduced harmonic components, which especially excludes a high-frequency component at a carrier frequency or side bands. Thus, this voltage sag compensator does not requires any ac ripple filter to suppress voltage/current ripples. It has been reported that the measured THD of the synthesized output voltage v O is less than 4.7% and the conversion efficiency from the batteries to the synthesized output reaches 99% in a wide power range from half to full load (21) . Fig. 15 shows the circuit configuration of a three-phase solar power conditioner consisting of a zigzag-connected chopper (ZCC) converter and series active power filter, which has been developed by OMRON and Tokyo Tech (22) . Since the two chopper cells in the ZCC converter are connected in zigzag, the first and second chopper cells produce positive and negative voltage pulses, respectively. Fig. 16 shows experimental waveforms. The first chopper cell produces a positive voltage pulse v 1 with the ac main frequency, while the second chopper cell generates a negative voltage pulse v 2 whose frequency is twice the ac main frequency. The synthesized voltage v Z has a bipolar rectangle wave shape without any even order harmonic components. The series APF v 3 compensates for the harmonic voltage included in the output voltage of the ZCC converter, and thus, the terminal voltage v has a multilevel sinusoidal modulated PWM waveform. The required dc voltage for the series APF is three or four times smaller than the solar cell voltage. This solar power conditioner can reduce the switching power loss because of the low switching frequency in the ZCC converter and the low dc capacitor voltage in the series APF.
Current-Source Multilevel Converters
Cascaded Converters with Unequal dc Capacitor Voltages
Moreover, this converter can suppress the leakage dc current from the solar cells to the earth without any transformer because the potential of the negative terminal of the solar cell can be kept at the ground level. This is very important feature when thin film solar cells are used as the power source, because dc leakage current may degrade the thin film solar cells. Usually, a line-frequency or high-frequency transformer is required to prevent the leakage dc current, resulting in increase of copper and iron losses in the transformer. The converter in Fig.15 makes it possible to prevent the thin film solar cells from degradation and to improve the conversion efficiency at the same time. Fig. 17 shows the measured conversion efficiency of a 1-kW single-phase unit in a laboratory setup. The maximum conversion efficiency reaches 98.2% and is higher than 97% in a widely-used practical power range. A three-phase solar power conditioner rated at 400 V and 10 kW has already been put into market in Europe.
Prospective View
Power distribution systems rated at 6.6 kV are widely used in Japan. This voltage level seems to be a critical point in converter-topology selection. The MMCC family would be the best choice for a higher voltage level than 6.6 kV because the voltage level N needs to be a large number. Moreover, the modular configuration may contribute to reduce the production costs. However, it is very difficult to select the most suitable topology from various candidates in case of 6.6-kV applications for both industrial motor drive and utility grid connection systems.
For low-voltage applications rated at 200 V or 400 V, multilevel converts are also attractive. They can mitigate dv/dt and harmonic components in the output voltage, resulting in reduction of the ripple and EMI filters in both size and cost. Moreover, it is possible to use low-voltage MOSFETs with low-cost and low on-state resistance features as the switching devices, although the required number of the switching devices is larger than that for a conventional two-level converter. The cost of the controller and gate-drive circuits may become non-negligible in case of low-power converters rated at less than 10 kW.
Non-modular cascaded converters having unequal dc capacitor voltages shown in Figs. 13 and 15 can reduce the required number of the switching devices and gate drive circuits. This may result in reduction of the costs, compared with multilevel converters having equally divided dc capacitor voltages. Moreover, it is possible to select a suitable switching device for each H-bridge or half-bridge converter, considering the dc capacitor voltage and the switching frequency. For example, an IGBT can be selected for the first H-bridge converter with a higher dc-capacitor voltage, and a super junction MOSFET is suitable to the H-bridge converter with a lower dc-capacitor voltage. This freedom makes it possible to optimize the total power losses and the total costs. It is one of the most important key issues to reduce the number of devices especially in applications of multilevel topologies to low power converters.
Furthermore, it would be important to develop microprocessors which can generate gate signals based on phaseshifted triangle carrier for capacitor-clamped converters and MMCCs. FPGAs or ASICs are too expensive to be implemented into the low-power converters. Some Japanese companies release low-price high-performance microprocessors for embedded systems, such as mobile phones, engine control units (ECUs) for automobiles, personal digital assistants (PDAs), handheld video game devices, and so on. The author expect that research and development will certainly be more active when such the processors can generate gate signals based on phase-shifted triangle carrier.
Conclusions
This paper has presented various multilevel converters, mainly focused on the publications in the IEEJ Transactions on Industry Applications, in papers of IEEJ Technical Meeting on Semiconductor Power Converter, and in proceeding of
Japan Industry Applications Society Conference (JIASC).
Looking back the history of the last thirty years from the invention of the first practical three-level converter, the major aim of multilevel converters was to increase the voltage rating of the conversion circuit without use of high-voltage switching devices. The multilevel converters can also reduce harmonic voltage/current, switching power losses, and electromagnetic interferences, which have been considered as byproducts of the multilevel waveforms. Recently, the byproducts are quite important not only in medium-voltage high-power systems for industrial motor drives and utility applications but also in low-voltage applications for electrical vehicles, solar and/or wind power conditioners, and so on.
Many important contributions for development of multilevel converters have been presented in these publications prior to the international conference or journals. The author believes that today's research and development of multilevel converters in Japan have strongly been propelled by these distinguished contributions.
